
R
Detailed Description
PCI Express
ML410 platforms that are equipped with PCI Express host connectors (P53 and P54) are
capable of supporting PCI Express cores. Power distribution is handled by a MIC2959B
dual-slot PCI Express hot-plug controller ( Figure 2-16 ) that also provides comprehensive
system protection and fault isolation. The MIC2959B controls the power delivered through
MOSFETs to the Slot A (P53) and Slot B (P54) PCI Express connectors. The MIC2592B also
incorporates an SMBus interface that provides control for and status of each PCI Express
slot.
Although two 16x PCI Express connectors are mounted on ML410 platforms, not all 16
lanes are wired for use. Refer to Appendix A, “Board Revisions” for a summary of features
and devices available on each board.
The PCI Express interface supports MGTs operating at 2.5 Gb/s. Power is activated to the
PCI Express slots only when the proper MIC2959B IIC commands are delivered to the
MIC2959B at address 0x8E over the IIC interface. For more on IIC, see
“IIC/SMBus+3.3
PCI Express
Power Management
PCIE Slot A
U51/U52
+3.3V @ 3A
FPGA (U37)
IIC_SCL
IIC_SDA
U55
ADDR: 0x8E
MOSFETs
U14/U16
+12V @ 2.1A
P53
MGT
MGT
MIC2592B
MGT
+12V
MGT
PCIE Slot B
MGT
XC4VFX60
CLK100_Q0
PCIE_SLOTA_CLK
PCIE_SLOTA_NCLK
P54
X5
25 MHz
U48
CLK100_NQ0
100 MHz
U53
100 MHz
PCIE_SLOTB_CLK
PCIE_SLOTB_NCLK
ICS874003
UG085_29_0526406
Figure 2-16:
PCI Express Power Management and Clocking
ML410 Embedded Development Platform
UG085 (v1.7.2) December 11, 2008
55